Intel® QuickAssist Technology
  • Legal Notices & Disclaimers
  • Introduction
  • Terminology
  • Release Notes - In-Tree
  • Release Notes - Linux*
  • Release Notes - VMware*
  • Getting Started Guide
  • Programmer’s Guide
    • About this Document
    • In-Tree vs. Out-of-Tree
    • Architecture
    • Infrastructure
    • Acceleration Driver
    • Configuration Files
    • Services
    • Supported APIs
    • Virtualization
    • Secure Architecture Considerations
    • Revision History
  • Virtualization Deployment Guide
  • Performance Optimization Guide
  • QATlib User’s Guide
  • Application Notes
  • API Programmer’s Guide
  • Contact & Support
  • Documentation & Resources
Intel® QuickAssist Technology
  • Programmer’s Guide

Programmer’s Guide

  • About this Document
    • Conventions and Terminology
  • In-Tree vs. Out-of-Tree
    • Introduction
    • Migration Plans
    • In-Tree Benefits
  • Architecture
  • Infrastructure
    • Queues and Queue Pairs
    • Service Instances
    • Memory Management
    • Modes of Operation
    • Load Balancing
    • Debugability
    • Heartbeat
    • Telemetry
    • Rate Limiting
    • Power Management
    • Reliability, Availability, and Serviceability (RAS)
  • Acceleration Driver
    • Controlling the Driver
    • Application Payload Memory Allocation
    • Return Codes
    • Linux* Device Driver Operations Return Codes
  • Configuration Files
    • Configuration File Overview
    • General Section
    • Logical Instances Section
    • Maximum Number of Process Calculations
    • Configuring Multiple Intel® QuickAssist Technology Endpoints in a System
    • Configuring Multiple Processes on a System with Multiple Intel® QAT Endpoints
    • Sample Configuration Files
  • Services
    • Data Compression
    • Cryptographic Services
  • Supported APIs
    • Intel QuickAssist Technology APIs
    • Additional APIs
  • Virtualization
    • Virtualization Deployment Model for Intel® QAT 2.0
    • Physical Device Direct Assignment
    • Single Root IOV (SR-IOV)
    • Reducing Number of VFs per Endpoint
  • Secure Architecture Considerations
    • Terminology
    • Threat/Attack Vectors
  • Revision History
Previous Next

© Copyright Intel Corporation.