Returns true iff this signal is an input, output, or inOut of its parent Module.
late final bool isPort = isInput || isOutput || isInOut;