out property

Logic out
latefinalinherited

The output of this gate.

Implementation

late final Logic out = _outputSvWidthExpansion != 0
    // this is sub-optimal, but it's tricky to make special SV for it
    ? BusSubset(output(_outName), 0, width - _outputSvWidthExpansion).subset
    : output(_outName);