inlineVerilog abstract method Null safety
Generates custom SystemVerilog to be injected in place of the output port's corresponding signal name.
inputs are a mapping from the Module's port names to the names of
the signals that are passed into those ports in the generated
The output will be appropriately wrapped with parentheses to guarantee proper order of operations.
String inlineVerilog(Map<String, String> inputs);