The clk: if a valid clock signal is passed in, a pipestage is added to the adder to help optimize frequency.
Logic? clk;