expressionlessInputs property
final
A list of names of inputs which should not have any SystemVerilog expressions (including constants) in-lined into them. Only signal names will be fed into these.
Implementation
@override
@protected
final List<String> expressionlessInputs = const [];