The clk : if a non-null clock signal is passed in, a pipestage is added to the adder to help optimize frequency.
@protected late final Logic? clk;