full property

Logic get full

High if the FIFO is full and cannot accept new writes.

This signal is in the write clock domain.

Implementation

Logic get full => output('full');