A set of environment variables to be made visible to the process running the SystemVerilog simulator.
final Map<String, String>? environment;