dumpWaves property
final
When set to true, will configure the SystemVerilog simulator to dump waves during simulation.
Implementation
final bool dumpWaves;When set to true, will configure the SystemVerilog simulator to dump waves during simulation.
final bool dumpWaves;