isSystemVerilogLeaf property

bool isSystemVerilogLeaf
final

Indicates whether this module represents an external SystemVerilog leaf.

When true, this BridgeModule represents an existing SystemVerilog module definition that should not generate new SystemVerilog code. Instead, it serves as a bridge to connect to external IP blocks.

Implementation

final bool isSystemVerilogLeaf;