For x86 CPUs, a logical address can be specified as <segment register>:<offset> or l:<linear address>. If no prefix is given ds:<offset> will be assumed.
If the CPU is omitted the current CPU will be used.
No side-effects will be triggered; e.g., if the translation is not in the TLB.