ddr2_memory_module_comp ddr3_memory_module_comp
Simics Reference Manual  /  4 Components  / 

ddr3-memory-module

Description

The "ddr3-memory-module" component represents a DDR3 memory module.

Interfaces Implemented

conf_object, log_object, component, component_connector

Notifiers

cell-change
Notifier that is triggered after the object's cell was changed.
object-delete
Notifier that is triggered just before Simics object is deleted.
queue-change
Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.

Connectors

Name Type Direction
mem_bus mem-bus up

Commands for this class

Commands for interface component

Attributes

object_list
Optional attribute; read/write access; type: D|n
Dictionary with objects that the component consists of.
dynamic_slots
Optional attribute; read/write access; type: D|n
Dictionary with dynamic slots.
object_prefix
Optional attribute; read/write access; type: s|n
Object prefix string used by the component. The prefix is typically set by the set-component-prefix command before the component is created.
connections
Pseudo attribute; read-only access; type: [[sos]*]
This attribute should not be used anymore. Each component has connector objects that contain all connector functionality. List of connections for the component. The format is a list of lists, each containing the name of the connector, the connected component, and the name of the connector on the other component.
top_component
Optional attribute; read/write access; type: o|n
The top level component. Attribute is not valid until the component has been instantiated.
instantiated
Optional attribute; read/write access; type: b
Set to TRUE if the component has been instantiated.
component_queue
Pseudo attribute; read/write access; type: a
The overriding queue object for this component.
pending_cell_object_factories
Optional attribute; read/write access; type: [[ss]*]
Internal attribute for pending cell objects factories.
rows
Optional attribute; read/write access; type: i
Number of rows.
columns
Optional attribute; read/write access; type: i
Number of columns.
ranks
Optional attribute; read/write access; type: i
Number of ranks (logical banks).
module_data_width
Optional attribute; read/write access; type: i
The module SDRAM width (including ECC width if enabled).
primary_width
Optional attribute; read/write access; type: i
Primary SDRAM width.
ecc_width
Optional attribute; read/write access; type: i
The error correction width.
banks
Optional attribute; read/write access; type: i
Number of banks.
rank_density
Optional attribute; read/write access; type: i
The rank density.
memory_megs
Pseudo attribute; read-only access; type: i
Total about of memory in MB.
module_type
Optional attribute; read/write access; type: s
Type of memory.
cas_latency
Optional attribute; read/write access; type: i
CAS-latency; each set bit corresponds to a latency the memory can handle

Class Attributes

basename
Pseudo attribute; read-only access; type: s
The basename of the component.
connectors
Pseudo attribute; read-only access; type: D
This attribute should not be used anymore. Each component has connector objects that contain all connector functionality. Dictionary of dictionaries with connectors defined by this component class, indexed by name. Each connector contains the name of the connector "type", a "direction" ("up", "down" or "any"), a flag indicating if the connector can be "empty", another flag that is set if the connector is "hotplug" capable, and finally a flag that is TRUE if multiple connections to this connector is allowed.
component_icon
Pseudo attribute; read-only access; type: s|n
Name of a 24x24 pixels large icon in PNG format used to graphically represent the component in a configuration viewer.
top_level
Pseudo attribute; read-only access; type: b|n
Set to TRUE for top-level components, i.e. the root of a hierarchy.
config_attributes
Pseudo attribute; read-only access; type: [[s[a*]]*]
Internal bug 12881, list of attributes.

Provided By

memory-components
ddr2_memory_module_comp ddr3_memory_module_comp