Determines whether module needs a separate definition or can just be described in-line.
module
@override bool generatesDefinition(Module module) => module is! CustomSystemVerilog;