The assignment operator to use when generating SystemVerilog.
For example = or <=.
=
<=
@override String assignOperator() => '<=';