A map of parameter names and values to be passed to the SystemVerilog module.
final Map<String, String>? parameters;