Generates SystemVerilog for the module as configured.
Future<String> generateSV() async { final mod = createModule(); await mod.build(); return mod.generateSynth(); }