clk property
Clock for the interface.
Global clock signals. Synchronous signals are sampled on the rising edge of the global clock.
Implementation
Logic get clk => port('ACLK');
Clock for the interface.
Global clock signals. Synchronous signals are sampled on the rising edge of the global clock.
Logic get clk => port('ACLK');