clk property

Logic clk

Clock for the interface.

All APB signals are timed against the rising edge.

Implementation

Logic get clk => port('PCLK');