fpga_kernel_properties.hpp File Reference

#include <sycl/ext/oneapi/properties/property.hpp>
#include <sycl/ext/oneapi/properties/property_value.hpp>
#include <cstdint>
#include <type_traits>

Include dependency graph for fpga_kernel_properties.hpp:

This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Classes
struct	sycl::_V1::ext::intel::experimental::streaming_interface_key
struct	sycl::_V1::ext::intel::experimental::register_map_interface_key
struct	sycl::_V1::ext::intel::experimental::pipelined_key
struct	sycl::_V1::ext::intel::experimental::fpga_cluster_key
struct	sycl::_V1::ext::oneapi::experimental::is_property_key_of< intel::experimental::streaming_interface_key, intel::experimental::fpga_kernel_attribute< T, PropertyListT > >
struct	sycl::_V1::ext::oneapi::experimental::is_property_key_of< intel::experimental::register_map_interface_key, intel::experimental::fpga_kernel_attribute< T, PropertyListT > >
struct	sycl::_V1::ext::oneapi::experimental::is_property_key_of< intel::experimental::pipelined_key, intel::experimental::fpga_kernel_attribute< T, PropertyListT > >
struct	sycl::_V1::ext::oneapi::experimental::is_property_key_of< intel::experimental::fpga_cluster_key, intel::experimental::fpga_kernel_attribute< T, PropertyListT > >
struct	sycl::_V1::ext::oneapi::experimental::is_property_key_of< intel::experimental::pipelined_key, intel::experimental::task_sequence< f, PropertyListT > >
struct	sycl::_V1::ext::oneapi::experimental::is_property_key_of< intel::experimental::fpga_cluster_key, intel::experimental::task_sequence< f, PropertyListT > >
struct	sycl::_V1::ext::oneapi::experimental::detail::PropertyMetaInfo< intel::experimental::streaming_interface_key::value_t< Stall_Free > >
struct	sycl::_V1::ext::oneapi::experimental::detail::PropertyMetaInfo< intel::experimental::register_map_interface_key::value_t< Wait > >
struct	sycl::_V1::ext::oneapi::experimental::detail::PropertyMetaInfo< intel::experimental::pipelined_key::value_t< Value > >
struct	sycl::_V1::ext::oneapi::experimental::detail::PropertyMetaInfo< intel::experimental::fpga_cluster_key::value_t< ClusterType > >

Namespaces
	sycl
	sycl::_V1
	sycl::_V1::ext
	sycl::_V1::ext::intel
	sycl::_V1::ext::intel::experimental
	sycl::_V1::ext::oneapi
	sycl::_V1::ext::oneapi::experimental
	sycl::_V1::ext::oneapi::experimental::detail

Enumerations
enum class	sycl::_V1::ext::intel::experimental::streaming_interface_options_enum : std::uint16_t { sycl::_V1::ext::intel::experimental::accept_downstream_stall , sycl::_V1::ext::intel::experimental::remove_downstream_stall }
enum class	sycl::_V1::ext::intel::experimental::register_map_interface_options_enum : std::uint16_t { sycl::_V1::ext::intel::experimental::do_not_wait_for_done_write , sycl::_V1::ext::intel::experimental::wait_for_done_write }
enum class	sycl::_V1::ext::intel::experimental::fpga_cluster_options_enum : std::uint16_t { sycl::_V1::ext::intel::experimental::stall_free , sycl::_V1::ext::intel::experimental::stall_enable }

Variables
template<streaming_interface_options_enum option = streaming_interface_options_enum::accept_downstream_stall>
constexpr streaming_interface_key::value_t< option >	sycl::_V1::ext::intel::experimental::streaming_interface
constexpr streaming_interface_key::value_t< streaming_interface_options_enum::accept_downstream_stall >	sycl::_V1::ext::intel::experimental::streaming_interface_accept_downstream_stall
constexpr streaming_interface_key::value_t< streaming_interface_options_enum::remove_downstream_stall >	sycl::_V1::ext::intel::experimental::streaming_interface_remove_downstream_stall
template<register_map_interface_options_enum option = register_map_interface_options_enum::do_not_wait_for_done_write>
constexpr register_map_interface_key::value_t< option >	sycl::_V1::ext::intel::experimental::register_map_interface
constexpr register_map_interface_key::value_t< register_map_interface_options_enum::wait_for_done_write >	sycl::_V1::ext::intel::experimental::register_map_interface_wait_for_done_write
constexpr register_map_interface_key::value_t< register_map_interface_options_enum::do_not_wait_for_done_write >	sycl::_V1::ext::intel::experimental::register_map_interface_do_not_wait_for_done_write
template<int pipeline_directive_or_initiation_interval = -1>
constexpr pipelined_key::value_t< pipeline_directive_or_initiation_interval >	sycl::_V1::ext::intel::experimental::pipelined
template<fpga_cluster_options_enum option = fpga_cluster_options_enum::stall_free>
constexpr fpga_cluster_key::value_t< option >	sycl::_V1::ext::intel::experimental::fpga_cluster
constexpr fpga_cluster_key::value_t< fpga_cluster_options_enum::stall_free >	sycl::_V1::ext::intel::experimental::stall_free_clusters
constexpr fpga_cluster_key::value_t< fpga_cluster_options_enum::stall_enable >	sycl::_V1::ext::intel::experimental::stall_enable_clusters