va_dec_hevc.h

Go to the documentation of this file.

/*
 * Copyright (c) 2014 Intel Corporation. All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the
 * "Software"), to deal in the Software without restriction, including
 * without limitation the rights to use, copy, modify, merge, publish,
 * distribute, sub license, and/or sell copies of the Software, and to
 * permit persons to whom the Software is furnished to do so, subject to
 * the following conditions:
 *
 * The above copyright notice and this permission notice (including the
 * next paragraph) shall be included in all copies or substantial portions
 * of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
 * IN NO EVENT SHALL INTEL AND/OR ITS SUPPLIERS BE LIABLE FOR
 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 */

#ifndef VA_DEC_HEVC_H
#define VA_DEC_HEVC_H

#include <stdint.h>

#ifdef __cplusplus
extern "C" {
#endif

typedef struct  _VAPictureParameterBufferHEVC {
    VAPictureHEVC           CurrPic;
    VAPictureHEVC           ReferenceFrames[15];
    uint16_t                pic_width_in_luma_samples;
    uint16_t                pic_height_in_luma_samples;


    union {
        struct {
            uint32_t        chroma_format_idc                           : 2;
            uint32_t        separate_colour_plane_flag                  : 1;
            uint32_t        pcm_enabled_flag                            : 1;
            uint32_t        scaling_list_enabled_flag                   : 1;
            uint32_t        transform_skip_enabled_flag                 : 1;
            uint32_t        amp_enabled_flag                            : 1;
            uint32_t        strong_intra_smoothing_enabled_flag         : 1;
            uint32_t        sign_data_hiding_enabled_flag               : 1;
            uint32_t        constrained_intra_pred_flag                 : 1;
            uint32_t        cu_qp_delta_enabled_flag                    : 1;
            uint32_t        weighted_pred_flag                          : 1;
            uint32_t        weighted_bipred_flag                        : 1;
            uint32_t        transquant_bypass_enabled_flag              : 1;
            uint32_t        tiles_enabled_flag                          : 1;
            uint32_t        entropy_coding_sync_enabled_flag            : 1;
            uint32_t        pps_loop_filter_across_slices_enabled_flag  : 1;
            uint32_t        loop_filter_across_tiles_enabled_flag       : 1;
            uint32_t        pcm_loop_filter_disabled_flag               : 1;
            uint32_t        NoPicReorderingFlag                         : 1;
            uint32_t        NoBiPredFlag                                : 1;

            uint32_t        ReservedBits                                : 11;
        } bits;
        uint32_t            value;
    } pic_fields;

    uint8_t                 sps_max_dec_pic_buffering_minus1;
    uint8_t                 bit_depth_luma_minus8;
    uint8_t                 bit_depth_chroma_minus8;
    uint8_t                 pcm_sample_bit_depth_luma_minus1;
    uint8_t                 pcm_sample_bit_depth_chroma_minus1;
    uint8_t                 log2_min_luma_coding_block_size_minus3;
    uint8_t                 log2_diff_max_min_luma_coding_block_size;
    uint8_t                 log2_min_transform_block_size_minus2;
    uint8_t                 log2_diff_max_min_transform_block_size;
    uint8_t                 log2_min_pcm_luma_coding_block_size_minus3;
    uint8_t                 log2_diff_max_min_pcm_luma_coding_block_size;
    uint8_t                 max_transform_hierarchy_depth_intra;
    uint8_t                 max_transform_hierarchy_depth_inter;
    int8_t                  init_qp_minus26;
    uint8_t                 diff_cu_qp_delta_depth;
    int8_t                  pps_cb_qp_offset;
    int8_t                  pps_cr_qp_offset;
    uint8_t                 log2_parallel_merge_level_minus2;
    uint8_t                 num_tile_columns_minus1;
    uint8_t                 num_tile_rows_minus1;
    uint16_t                column_width_minus1[19];
    uint16_t                row_height_minus1[21];

    union {
        struct {
            uint32_t        lists_modification_present_flag             : 1;
            uint32_t        long_term_ref_pics_present_flag             : 1;
            uint32_t        sps_temporal_mvp_enabled_flag               : 1;
            uint32_t        cabac_init_present_flag                     : 1;
            uint32_t        output_flag_present_flag                    : 1;
            uint32_t        dependent_slice_segments_enabled_flag       : 1;
            uint32_t        pps_slice_chroma_qp_offsets_present_flag    : 1;
            uint32_t        sample_adaptive_offset_enabled_flag         : 1;
            uint32_t        deblocking_filter_override_enabled_flag     : 1;
            uint32_t        pps_disable_deblocking_filter_flag          : 1;
            uint32_t        slice_segment_header_extension_present_flag : 1;

            uint32_t        RapPicFlag                                  : 1;
            uint32_t        IdrPicFlag                                  : 1;
            uint32_t        IntraPicFlag                                : 1;

            uint32_t        ReservedBits                                : 18;
        } bits;
        uint32_t            value;
    } slice_parsing_fields;

    uint8_t                 log2_max_pic_order_cnt_lsb_minus4;
    uint8_t                 num_short_term_ref_pic_sets;
    uint8_t                 num_long_term_ref_pic_sps;
    uint8_t                 num_ref_idx_l0_default_active_minus1;
    uint8_t                 num_ref_idx_l1_default_active_minus1;
    int8_t                  pps_beta_offset_div2;
    int8_t                  pps_tc_offset_div2;
    uint8_t                 num_extra_slice_header_bits;

    uint32_t                st_rps_bits;

    uint32_t                va_reserved[VA_PADDING_MEDIUM];
} VAPictureParameterBufferHEVC;

typedef struct  _VAPictureParameterBufferHEVCRext {
    union {
        struct {
            uint32_t        transform_skip_rotation_enabled_flag        : 1;
            uint32_t        transform_skip_context_enabled_flag         : 1;
            uint32_t        implicit_rdpcm_enabled_flag                 : 1;
            uint32_t        explicit_rdpcm_enabled_flag                 : 1;
            uint32_t        extended_precision_processing_flag          : 1;
            uint32_t        intra_smoothing_disabled_flag               : 1;
            uint32_t        high_precision_offsets_enabled_flag         : 1;
            uint32_t        persistent_rice_adaptation_enabled_flag     : 1;
            uint32_t        cabac_bypass_alignment_enabled_flag         : 1;
            uint32_t        cross_component_prediction_enabled_flag     : 1;
            uint32_t        chroma_qp_offset_list_enabled_flag          : 1;

            uint32_t        reserved                                    : 21;
        } bits;
        uint32_t            value;
    } range_extension_pic_fields;

    uint8_t                 diff_cu_chroma_qp_offset_depth;
    uint8_t                 chroma_qp_offset_list_len_minus1;
    uint8_t                 log2_sao_offset_scale_luma;
    uint8_t                 log2_sao_offset_scale_chroma;
    uint8_t                 log2_max_transform_skip_block_size_minus2;
    int8_t                  cb_qp_offset_list[6];
    int8_t                  cr_qp_offset_list[6];
} VAPictureParameterBufferHEVCRext;

typedef struct  _VAPictureParameterBufferHEVCScc {
    union {
        struct {
            /*  indicates if intra block copy (IBC) is enabled or not. */
            uint32_t        pps_curr_pic_ref_enabled_flag                   : 1;
            /*  indicates if Palette Mode is enabled or not. */
            uint32_t        palette_mode_enabled_flag                       : 1;
            /*  controls the presence and inference of the use_integer_mv_flag syntax
             *  in slice segment header that specifies the resolution of motion
             *  vectors for inter prediction.
             */
            uint32_t        motion_vector_resolution_control_idc            : 2;
            /*  specifies that the intra boundary filtering process is
             *  disabled or not for intra prediction.
             */
            uint32_t        intra_boundary_filtering_disabled_flag          : 1;
            /*  specifies that an adaptive colour transform may be applied
             *  to the residual in the decoding process.
             */
            uint32_t        residual_adaptive_colour_transform_enabled_flag : 1;

            /* specifies that slice_act_y_qp_offset, slice_act_cb_qp_offset,
             * slice_act_cr_qp_offset are present in the slice header
             */
            uint32_t        pps_slice_act_qp_offsets_present_flag           : 1;

            uint32_t        reserved                                        : 25;
        } bits;
        uint32_t            value;
    } screen_content_pic_fields;

    /*  specifies the maximum allowed palette size. */
    uint8_t                 palette_max_size;
    /*  Correspond to HEVC syntax elements of the same names.
     *  It specifies the difference between the maximum allowed palette
     *  predictor size and the maximum allowed palette size.
     *  App needs to enforce that the variable PaletteMaxPredictorSize,
     *  which is derived as follows:
     *  PaletteMaxPredictorSize = palette_max_size + delta_palette_max_predictor_size
     *  should have a value range of [0..128].
     */
    uint8_t                 delta_palette_max_predictor_size;
    uint8_t                 predictor_palette_size;
    uint16_t                predictor_palette_entries[3][128];
    /*  are used to determine the offsets that are applied to the
     *  quantization parameter values for the luma, Cb and Cr
     *  components, respectively.
     */
    int8_t                  pps_act_y_qp_offset_plus5;
    int8_t                  pps_act_cb_qp_offset_plus5;
    int8_t                  pps_act_cr_qp_offset_plus3;
} VAPictureParameterBufferHEVCScc;

typedef struct  _VAPictureParameterBufferHEVCExtension {
    VAPictureParameterBufferHEVC           base;

    VAPictureParameterBufferHEVCRext       rext;

    VAPictureParameterBufferHEVCScc        scc;
} VAPictureParameterBufferHEVCExtension;

typedef struct  _VASliceParameterBufferHEVC {
    uint32_t                slice_data_size;
    uint32_t                slice_data_offset;
    uint32_t                slice_data_flag;
    uint32_t                slice_data_byte_offset;
    uint32_t                slice_segment_address;
    uint8_t                 RefPicList[2][15];
    union {
        uint32_t            value;
        struct {
            uint32_t        LastSliceOfPic                              : 1;
            uint32_t        dependent_slice_segment_flag                : 1;
            uint32_t        slice_type                                  : 2;
            uint32_t        color_plane_id                              : 2;
            uint32_t        slice_sao_luma_flag                         : 1;
            uint32_t        slice_sao_chroma_flag                       : 1;
            uint32_t        mvd_l1_zero_flag                            : 1;
            uint32_t        cabac_init_flag                             : 1;
            uint32_t        slice_temporal_mvp_enabled_flag             : 1;
            uint32_t        slice_deblocking_filter_disabled_flag       : 1;
            uint32_t        collocated_from_l0_flag                     : 1;
            uint32_t        slice_loop_filter_across_slices_enabled_flag : 1;
            uint32_t        reserved                                    : 18;
        } fields;
    } LongSliceFlags;

    uint8_t                 collocated_ref_idx;
    uint8_t                 num_ref_idx_l0_active_minus1;
    uint8_t                 num_ref_idx_l1_active_minus1;
    int8_t                  slice_qp_delta;
    int8_t                  slice_cb_qp_offset;
    int8_t                  slice_cr_qp_offset;
    int8_t                  slice_beta_offset_div2;
    int8_t                  slice_tc_offset_div2;
    uint8_t                 luma_log2_weight_denom;
    int8_t                  delta_chroma_log2_weight_denom;
    int8_t                  delta_luma_weight_l0[15];
    int8_t                  luma_offset_l0[15];
    int8_t                  delta_chroma_weight_l0[15][2];
    int8_t                  ChromaOffsetL0[15][2];
    int8_t                  delta_luma_weight_l1[15];
    int8_t                  luma_offset_l1[15];
    int8_t                  delta_chroma_weight_l1[15][2];
    int8_t                  ChromaOffsetL1[15][2];
    uint8_t                 five_minus_max_num_merge_cand;
    uint16_t                 num_entry_point_offsets;
    uint16_t                 entry_offset_to_subset_array;
    uint16_t                slice_data_num_emu_prevn_bytes;
    uint32_t                va_reserved[VA_PADDING_LOW - 2];
} VASliceParameterBufferHEVC;

typedef struct  _VASliceParameterBufferHEVCRext {
    /* below four parameters are used to replace data types of the
     * corresponding parameters of those in \# VASliceParameterBufferHEVC.
     */
    int16_t                 luma_offset_l0[15];
    int16_t                 ChromaOffsetL0[15][2];
    int16_t                 luma_offset_l1[15];
    int16_t                 ChromaOffsetL1[15][2];

    union {
        struct {
            uint32_t        cu_chroma_qp_offset_enabled_flag    : 1;
            uint32_t        use_integer_mv_flag                 : 1;
            uint32_t        reserved                            : 30;
        } bits;
        uint32_t            value;
    } slice_ext_flags;

    int8_t                  slice_act_y_qp_offset;
    int8_t                  slice_act_cb_qp_offset;
    int8_t                  slice_act_cr_qp_offset;
} VASliceParameterBufferHEVCRext;

typedef struct  _VASliceParameterBufferHEVCExtension {
    VASliceParameterBufferHEVC               base;

    VASliceParameterBufferHEVCRext           rext;
} VASliceParameterBufferHEVCExtension;

typedef struct _VAIQMatrixBufferHEVC {
    uint8_t                 ScalingList4x4[6][16];
    uint8_t                 ScalingList8x8[6][64];
    uint8_t                 ScalingList16x16[6][64];
    uint8_t                 ScalingList32x32[2][64];
    uint8_t                 ScalingListDC16x16[6];
    uint8_t                 ScalingListDC32x32[2];

    uint32_t                va_reserved[VA_PADDING_LOW];
} VAIQMatrixBufferHEVC;


#ifdef __cplusplus
}
#endif

#endif /* VA_DEC_HEVC_H */